CS.590.03. Fall. 2015. Parallel Computing Midtern Summary

Ellie Zheng 10/17/2015

Contents:

- I. System and programming models
 - 1. Parallelism. Shared memory, Data parallel (Vecterization)
 - 2. Potential problems: races, sync, dependencies.
 - 3. Performance
 - 4. GPU, Offload.

II. Patterns


- 1. Map
- 2. Collective: reduce. Scan
- 3. Data Reorganization: gather, scatter, pack. partitioning data
- 4. Stencil: steneil. recurrence.
- S. Fork-join
- 6. Pipeline

II. Models; Implementations

- 1. Open-MP, Cilk-Plus, Threaded Building Blocks (TBB)
- 2. CUDA

Part I: System.

O Basics about the architecture.



Add	rarchies: r. Values	$0 \rightarrow 0 \rightarrow 0 \rightarrow 0 \rightarrow 0$
<u> Zayorit</u> : 2 ⁿ -1	Stack	~ local variables
	#	
	Heap	~ melloc
	Data	~ Constant, global variables
, i	Text	~ Instructions.
	Reserved	


variables are names for memory locations.

jìì.	Instruction	Set	Architechture	(MIPS)	:	LOAD/STORE	IsA
	- 10 C 10 170 10				-		

Register:	RI RZ RS ~ Store operan named	ds of within I
	\square I ~ Instruction: Open	ration + opperands
	_	

For example, a+b -> C

-		and the same of th	5.00		
PC	Instruction	RI	RZ	R3	С
/	Load a, RI	3	(in the first time that it is evaluated a circulation product assured.)		/ /
2	Load b, Rz	3	2	/	/
3	Add RI. Rz. R3	3	2	5	/
4	Store R3, C	3	2	5	5



Another type of ISA is called 2-address ISA.

iv. Shared memory multipossessors

(1) Intel i7:

Memory			Con	rolle	
Core	Core	Core	Core	Core	Cone
Shared	(Cache	Sharee	l 23	Caehe

+ SIMD

(2) NVIDIA Kepler

			PCI	The Bullion of the Congress of the State of		Principle of the state of the s	
EEF	Marine and head of the second and second	TI	recel	Engine	2	and the second law are not to the second	re
outro	SMX	SMX	~ ^.				har
) Ruca			2	ache			Con
Ken	SMX	SMX					Troll


Each SMX has 192 cores, 20128 threads.

V. Memory layout of N-dimensional arrays. ROW-MAJOR MAPPING.

					0
Ar[o][o][o]		1.	0	/	
Ar [0] [0] [1]			0.0 0.1	0,00,1	
Ar [o][i][o]		0	1.011	- 0,,	
Ar [o] [i] [i]			1,0 1,1	The second secon	
Ar [1] [0] [0]		1			
Ar [1] LOJ [1]					
i	,*		200		

vi. Cache organization:

- 1 Cache fetch data in Chunks called "blocks"
- @ Each block fits into a block frame"
- 3 Block frames map into memory of address



I. Parellelism, Programming models

1. Basic Concepts

- i. Parellel processing = concurrency + parellel hardware
- ii. Parellel programming model:
 - · Shared memory
 - · Data parellel
 - · Message passing


* Note that parellism, threads, ... can be based on either hardware level or software/programming/end. They should be treated seperately and clearly.

Note that it's from the programers' point of view, not how system actually works.

iii. Hardware has mixed types of parallelism, and can run most of
the above programming models. Hardware threads can generate software threads

2. Shared Memory (Message passing)

- i. Basic idea: @ Processors read from and write to the same variables in shared memory.
 - @ Variables can be shared and private
- ii. Harolware Support.
 - 1 Processors connect to one shared memory



@ More supports on specific issues in the following sections.

- iii. Issues related to concurrency.
 - 1) Data Race Sol. Atomic sequence of instructions: mutex non-deterministic sequence of operations appears to execute to completion without any intervening operations
 - LOCK (counter → lock);
 while (test & set (counter → lock));
 counter → value = · · ·;
 counter → value = · · ·;
 counter → lock = o;
 - ② Fine-grain locking u.s. a highly contended locking e.g., a node in a graph e.g., a whole graph.
 - 3 Deadlock: when coole requires locking of multiple mutexes at once.
 - e.g., pipeline.

 To the resources.

 Lock(x)

 Lock(y)

Lockex)?

- · hold only one lock at a time. lock (y)?
- · acquire locks on multiple mutexes in the same order.

iv. Global synchronization: Barrier

- · wait for all tasks to enter, then allow all to continue.
- · is another type of sync other than lock.


3. Data Parallel (-> task parallel)

- i. Basic idea: 1 Perform same operation on different elements simulanously.
 - 2) It emphasizes the distributed nature of data, not processing.
 - 3 Not conflict with task parallel; (task parallelism)
 rather, it exploits another level of parellelism within one threat
 - ⊕ Scalar execution → vector execution

one instruction

one set of data in reg.

multiple sets of data in reg.



- · possible issues: Divergence.
 - * Control divergence
 - o Conditional branches.

e.g., if (block others); execute; else block.

- * Memory address divergence
 - · delay of memory access, while others are waiting. e.g., when try to access to different cache blocks.

II. Dependencies.

- 1. Independent u.s. Dependent: whether the order of their execution affects the computational outcome.
- 2. Comparisons of three types of dependencies:

	True/Flow ~	Anti-dependence	Output dependence
Defination	Sz reads a value writen by SI	Sz writes a value	Sz writes a value written by 81
Notation	$S1: X = \square$ \vdots $S2: \square = X$	The second secon	S1: $X = \prod_{i=1}^{n} S^{\circ}$ S2: $X = \prod_{i=1}^{n} S^{\circ}$
Can remove?		use different vario	rble names.

- 3. Directed Acyclic Graphs (DAG), capture data flow parallelism.
 - · Node: operation to be performed.
 - path for data flow > TRUE dependency.

output () true dep; anti-depen.

III. Performance.

1. Evaluation of performance: // resources for solution

latency: total time to complete a task.

ii. throughout: rate at which a series of tasks can be completed.

iii. Power consumption

2. Performance metrics

execution time on a single processor (sequential time)

i. Speedup: $Sp = \frac{T_i}{T_p}$ p-processor system.

ii. Efficiency: $Ep = \frac{Sp}{p}$

iii. Cost: G= Tp.p

iv. Scalability: Ability of parallel algorithm to achieve performance

gains proportional to:

· the number of processors.

· the size of the problem.

Defination of scalability can be in terms to

Andahl's Law (constant problem


constant time > Gustafson

Two speedus models

3. /wo s	peedup models:	
	Amdahl's Law	Gustafson-Basis Law
When apply?	constant problem size	constant time (problem size increases when $p\uparrow$)
Scalability	Strong scaling	Weak Scaling
Speedup	$S_P = \frac{1}{f + (1 - f)/P}$	Sp = 1 + (p-1) fpar = 1 + (p-1)(1-f)
	where $T_p = fT_i + (1-f)\frac{T_i}{p}$	where $fpar = \frac{Wpar}{Wseq + Wpar} = 1 - f$
	\Rightarrow $S_{\infty} = \int_{-\infty}^{1} sequential fraction$	
feature	· Too optimistic	· can maintain or increase parallel
•	· Defect officency is hard to notice	officiency or andle


perject efficiency is hard to ochieve

efficiency as problem scales.



4. Work-Span Model to estimate computation time.

- i. Extreme times for P=1 and P=00
 - · Work: Ti Serial execution
 - · Span: Too



time along critical posth (posth through DAG that takes the longest time)

- ii. Lower/ Upper bound on greedy scheduling.
 - · lower bound: $T_p \ge Max(\frac{T_i}{P}, T_\infty)$
 - Upper bound: $T_P \leq \frac{T_1 T_{\infty}}{P} + T_{\infty}$

Brent's Lemma

(time for critical path
addition time for other
tasks not on the critical path

- iii. Simplified running time estimation
 - · When Too STI, Tp = Ti + Too
 - * increasing work hurts Tp proportionally.
 - * Span impacts scalability.
 - When $\frac{T_i}{T_{\infty}} \gg P$ (parallel slack), $T_P = \frac{T_i}{P}$
 - * linear speedup.
 - * Over decomposition.

iv. Standard work-span model considers only computation, not communication 9

5. Asymptotic Complexity to compare algorithms.

i. Time complexity

i. Time complexity] describe how { execution time memory repairement.]

Notations: Of(N): upper bound

 $\Omega(f(N))$: Cower bound

(f(N)): both upper and lower bound.

6. Factors that influence the performance of parallel apps.

i. Sequential performance.

ii. Critical pouts

* problem:

* long chain of dependence spread across processors.

• Solution: 🕏 eliminate Long chain

* removing works from critical path.

iii. Bottlenecks

* one processor holds things up. · problem:

* sending / collecting data between processors when p is large.

* show up when scaling.

· Solution: * more efficiente communication

more layers for master slave.

iv. Algorithmic overhead.

* parallel algorithm introduces additional operations · problem:

· Solution: * Choose algorithmic variants that minimize overhead.

Use two-level algorithms.

v. Computational overhead.

vi. Load Imbalance

- · problem: uneven distribution of work.
- Solution: * over decomposition (# tasks » # workers)
 - * work-stealing scheduler.

vii. Speculative Loss

· problem: do A and B in parallel. but B is ultimately not needed.

7. Performance Analysis and Tuning.

- · goal: reduce wall clock execution time.
- · how: find the Hot spot and Bottleneck elimination.

IV. GPU and Off/oad. (Heterogeneous Computing)

1. GPU

CPU ← GPU

- i. Memory management
 - · dedare functions to GPU: global_
 - · use pointers to transfer variables, through: cuda Memopy.
 - · allocate / free memory on GPU: cudaMalloc / free.
 - · execute functions on GPU: through my func << M, N >> (* variables)

ii. Parallelism

- · use multiple blocks to run in parallel.
- · use multiple threads for a block to introduce additional parallelism

2. Offload to MIC

CPU PCI MIC.

- i. Memory management
 - · declare functions and variables to MIC: _ attribute _
 - · use in/out to transfer variables / pointers.
 - · allocate memory for pointers only; free of ofter offload by default.
 - · execute codes on MIC by: # pragma offload target (MIC)

ii. Parallelism: within offload target (MIC), the parallelization is realized in the same way as in CPU.


Part II: Patterns

General note: patterns are universal themes and idioms that can be used in any system and algorithm. They can be serial or parallel.


What we want to do here is trying to parallelize the patterns.

I. Map: embarrassing parallism.

1. Serial u.s. parallel pattern:




Serial map



parallel map.

- 2. Application
 - · Completely independent operations. e.g., vectorization.
 - · Scaled Vector Addition (SAXPY)
- 3. Optimization
 - i. Code Fusion: map of sequence us. sequence of map.




keep intermediate data in regreters.

ii. Cache Fusion: process sequences of maps in small tiles sequentially intermediate data might reside in the cache.


II. Collective.


1. Reduce

i. Main feature:



ii. Serial v.s. parallel reduction:





iii. Application

- · addition
- · multiplication
- · max/min.

iv. Optimization - reordering.


(a) Vectorization

e.g., two-lane SIMD: combine odd & even elements seperately.


may need data reorg.

(b) Tiling.

 \rightarrow reduce the Storage from O(n) to O(1) by operating each tile twich in Serial or vectorization. Norther than the tree ordering.



(C) Fuse reduction with maps.




2. Scan


i. Main feature:




(prefix computation)


ii. Serial u.s. parallel scan





- iii. Application. maximum.
- iv. Implementation with Fork-Join:






III. Data Reorganization.

1. Gather

i. Main feature:



 n_{-} index = n_{-} oritput roundom read.

```
ii. Serial U.S. parallel garher
          void garther (
                Size_t n_input;
                Size t n index; // = n output;
                Data
                       input[];
                      output[],
                Data
                Idx index[]
                                      (map) parallel for to parallelize it.
               for ( size_t i=0; i< n_index or n_output; ++i) {
                  size t assert (0 < index[i]
                  size_t index_value = index[i];
                  assert ( 0<= index_value && index_value < n_input);
                  output [i] = input [index_value]; // perform random read.
   iii. Special cases of gather.
      · Shifts
         * requires handling boundary condition
         * can be done via vectorization.
      · Zip (interleave)
         * Application: convert between SOA and AOS
                       combine two data sets.
      · Unzip \ zip.
2. Scatter
                          III Index
                                                   n_index = n_input
                          III Input
                                                   random write.
```

i. Main feature: Dupput

ii. Serial v.s. parallel Scatter

void scatter (

Size-t n-input; // n-index

Size-t n-output;

```
for (Size_t i=0; i< n_ index or n_ input; ++i) {

Size_t index_value = index[i];

assert (0<= index_value && index_value < n_ output);

output[i] = input

output[i] = input

output[i]; // perform random write.
```

iii. Possible solu problem: collisions / race conclitions.

- Atomic Scatter: no rule determines which will be retained

 \(\text{determin:} \) non-deterministic.
- · Permutation scatter:
 - * collisions are illegal check in advance.
 - * turn scatter into gather
 - * e.g., matrix/image transpose.
- · Merge Scatter:
 - * Use addition as the merge operator
 - * require both associative and commutative operators
- · Priority Scatter
 - * Which one is retained is based on a priority & assigned according to position.

 * e.g., 3D graphics rendering

3. Pack


i. Main feature: [1001110110] Index

ii. Algorithm:

- · Booleans (true/false) integer o's and i's.
- · Scan of this array with addition.
- · write values to output array based on offsets.

iii. Generalization of pack:

· Split



- · Unsplit: inverse of split.
- · Bin:
 - * \$ Index supports more categories
 - * e.g., Radix sort.


2013312	Ingles
X	Input
	Output

iv. Fusing map and pack

- · map: check pairs for collision
 - pack: store actual collisions.
- · good when most of the elements of a map are discareled.

4. Partitioning Data

- i. Partitions: non-overlapping, equal sized.
- ii. Segmentation: non-overlapping, non uniform. J can be ID, 2D. 3D e.g., store sparse matrices.
- iii. Layouts of partitioning: making tiles contiguous to enhance cache utilization.



Ar[D][D][T][T]

· Morton order

0	1	4	C
2	B	6	7
8	9	12	13
10	11	14	1

 $Ar[i][j] \Rightarrow Ar[f_m(i,j)]$

•	Hilb	ert	ON	der
	0	3 -	» 4+	26

0	3 -	→ 4·	20
1 -	÷2	754	-6
144	-13	*&-	×9
15	126	-114	-10


adjacent to its neighbor.

after reorg.


Ar [faciji]


without reong

iv. Array of Structures (AOS)



- · better for vectorization
- · myarray. a [i]






- · better for randomly accessing data
- · myarray [i]. a

IV. Stencil & Recurrence

1. Stencil

i. Main feature: map + neighboring input elements





- ii. input + output
 - · same parallelism implementation as in map.
 - · other requirements: define offsets; add boundary conditions
- iii. input ← output: in-place update
 - · problem formation:
 - * update alternatives
 - * towards convergency.
 - * iterative codes
 - Applications:




- * fluid dynamics
- * Conway's game of life.



- parallelism: (Successive Over Relaxation (SOR)

 [Jacobi Iteration.
- (a) Red/Black SOR
 - * write to redd cells, read from black
 - * Write to black cells, read from red faster convergency than Jacobi iteration by "overpredicting" new solution.



- (b) 2D Jacobi iteration
 - * update each element to the average of N.S.E.W neighbors.
 - * parallelizable: by partitioning into blocks and using halos.
- iv. Cache optimization: Strip-mining
 - · Basic ideas: * Assign "strips" (multiple columns) to each core


* Strip's size = (width: m * size of (cache Line) | depth: height of array.

· Advantages: * avoid redundant memory access (than assigning rows to cores)

* avoid false sharing (than assigning random colutt of columns to cores)

v. Communication optimization

- · ghost cells
 - * a copy of ghost cells is kept in each thread's local computations memory



0000000


mx size of (cache Line)

- * Update ghost cells after each loop.
- * Fine-grained sharing can lead to increased communication cost.

- · Halo:
 - * Set of ghost cells.
 - * larger halo (deep halo): 1 can update (swap) ghost cells after many iterations.


3 trade-off: more memory & computations

* Latency hiding: compute interior of stencil while waiting for ghost cell updates.




2. Kecurrance

- i. Main feature: Stencil + dependencies between Loops. e.g., a[i][j] = f(a[i-i][j], a[*i][j-i]), b[i][j])
- ii. Parallelism: Separating hyperplane (wave front)
 - · which cut through grid of intermediate results.
 - operations on the same hyperplane are executed simulanously.
 - · computation proceeds I hyperplane.
 - · Angle of hyperplane: make sure each iteration has constant number of tasks.



V. Fork - Join

Main feature:



if (size < a) // parallel base case

else // divide and conquer Fork; // create tasks Join // wait for child task completion

2. Applications:

1. Reccursively implementation of different algorithms and patterns

3. Optimization:

- i. Choosing base cases
 - · create parallel slack by over decomposing the problem.
 - · not go too deep to avoid too many scheduling overhead.